CCU-I-TGL

<< Click to Display Table of Contents >>

Navigation:  Product Description > UCP1600/2120/4131 Product Structure > Interface Board > Core Control Unit (CCU) >

CCU-I-TGL

 CCU-I-TGL is a new main control board developed for VoIP applications. It features Intel Quad Core processors that can easily handle up 1800 concurrent calls using the G.711 codec, or up to 1000 concurrent calls with the G.729 codec (measured under laboratory conditions). To ensure clear, high-fidelity, and high-definition audio/video calls, CCU-I-TGL is equipped to integrate with various HD voice and video codecs.

 CCU-I-TGL supports comprehensive protocol processing, inculding SIP and IAX2 protocols on the IP side, and BRI, PRI, SS7, R2, GSM, and WCDMA on the CPE side. Leveraging the full advantages of open-source platforms, the CCU-I-TGL comes preloaded with OpenVox UC PBX System, PBX in a FlashTM, and FreePBX IPPBX software.

Main Feature

Users: Unlimited (recommended within 4000 users)

Concurrent Calls: Unlimited (recommended within 800 concurrent calls)

Transport Protocol: UDP, TCP, TLS, SRTP

DTMF: In-band, RFC2833, SIP INFO

IP Services: Static IP, DHCP, VPN, Firewall, PPPoE, Bridge

Supported codecs: ADPCM, G.711 (A-Law & u-Law), G.722, G.723.1 (pass through), G.726, G.728, G.729, GSM, iLBC (optional) and others.

SIP and IAX2 support

Web-based operator panel

DISA (Direct Inward System Access)

Call detail record (CDR) report

Call recording, call parking, call queues, Voicemail, Conference

Echo canceller

Callback support

Flexible and configuration IVR

Support for PIN sets

Support for time conditions

Support extension following

Support for ring groups

Support for video-phones

Channel usage reports

 

Panel Appearance

The appearance of the CCU-I-TGL panel is shown in Figure 1.

Figure 1 CCU-I-TGL Panel Appearance

 

tgl

Note: The ETH1/ETH2/ETH3 network port of CCU is a Gigabit network port.

Performance Test

1.Testing Platform

CPU

Main Frequency

Memory

Storage

Operating System

Asterisk Version

i5-1135 Quad-Core and eight threads

2.40GHz

32G

MSATA 32G

Centos7.9 64-bit

16.23.0

 

Related notes:

1. Equipment with: i5-1135 motherboard through sip relay docking test machine

2. Test data: test different codes, the maximum number of concurrent sip calls in the case of normal voice

3. Call rate: 1min per call round, 10s internal call delay, maximum number of initiated and stopped calls per second set to 30

4. Asteirsk using source code compilation, g723、g729 coding module using core2-sse4 64-bit so file

5. The performance screenshot is the output of WinSIP call hitting full moment using top command.

 

Calling process:

                                                     sip relay

Winsip --> Server A ( i5-1135) ----------------->Server B(playback demo-instruct)

 

 

2.Test Method

Prepare a test server B with Asterisk, WinSIP initiates a call to A (i5-1135) motherboard, which is relayed to Server B for playback via SIP trunk, and make the CPU in full speed working state before each test.

Set/sys/module/pcie_aspm/parameters/policy to performance, and use cpupower -call frequency-set -g performance to make the CPU in full speed working mode.

CPU operating frequency:

cpupower -call frequency-info |grep "current CPU frequency"

 

 

3.Test results

Coding

Number of concurrent

Sound Quality

Performance(Cpu Idle)

Memory Usage(Mb)

ulaw

3200

Clear voice with no noticeable lag

7.2%

7549

g723

1300

Clear voice with no noticeable lag

0.5%

3533

g729

1250

Clear voice with no noticeable lag

0.2%

3552

 

 

 

 

4.Notes

1. In the test, the number of concurrent calls is gradually increased until the voice stutters after the call is full to determine the critical number of concurrent calls.

2. In the test to monitor the human ear to judge the sound quality, there are subjective differences, call the full softphone and then call all the way to listen to the voice, the voice is clear and no lagging phenomenon as the standard;.

3. Test process BIOS inside the power limit option has been removed, the test cpu in full speed work state.

 

Parent topic: Core Control Unit

< last next >